### FIELD ENGINEERING DIAGRAM MANUAL

FOR

# 2314 DIRECT ACCESS STORAGE FACILITY

MACHINE TYPE NUMBER, MODEL NUMBER (IF APPLICABLE) AND MACHINE NAME

CONSISTS OF THE FOLLOWING:

FORM NUMBER	(BASE FEDM)*	Y26-4001-2
FORM NUMBER		

# NOTES

- THE FEDM AND ITS FES'S INCLUDE A SYSTEM DATA FLOW DIAGRAM, UNIT DATA AND CONTROL DIAGRAM, I/O OPERATION DIAGRAMS, AND CONDENSED LOGIC FLOW CHARTS AS APPLICABLE TO THE UNIT(S) BEING SHIPPED.
- WHEN A FEDM IS ORDERED FROM MECHANICSBURG, ALL APPLICABLE SUPPLEMENTS WILL BE AUTOMATICALLY SUPPLIED. SUPPLEMENTS CAN BE ORDERED SEPARATELY BY APPLICABLE FORM NUMBER.

- \* FIELD ENGINEERING DIAGRAM MANUAL
- \*\* FIELD ENGINEERING SUPPLEMENT

	INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHÂNGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.	П
	NAME FEDM ID DWG	OCT 67	420982			x print to end. spec. No.		2
		NOV 67	420982A					125
	DESIGN N J   MODEL						2250989	18
1	CHECK DRAW EDDOCT67							8
	APPRO CHECK							

	⋖	<b>40</b>	<u> </u>	<u> </u>			۵	W	1		/
			MI	SCELLANEOUS	DATA				DATA	P/N 2251099 TYPE	0010
٨.	LOGIC VOL	TAGE LEVELS:							HISCELLANEOUS	OCT 67	
	(UP)	(MAX)	. (MIN)	(DOWN)	MIN).	(MAX)			ISCE	DATE	18M
	. 1. +	+6.28 TO	+2.0		+.3 TO	0	STANDARD LO	OGIC		131	17
	2.	+38.9 TO	+28.4	<b>*</b>	1.3 TO	0	SOLENOID A	ND LAMP LOGIC	NUMBER		
	3.	+3.5 TO	÷.65	-	0.5 TO	-3.5	FILE LINE	DRIVER/RCVR LOGIC	3	$\perp \downarrow \perp$	
	4.	+30 TO	+23.2	-3	6		READ SELECT	Γ	DATE		
	5.	+6.0 TO	-0.5	- 2	.6.2 TO	28.0	WRITE SELE	CT	-	++	╂-┼-┨
	6.	+6.0 TO	÷5.0		+2 TO	0.0	ERASE SELE	CT	EC NUMBER	420982A	
	7.	+3 70	+1.7	-2	25.0 TO	-36.0	Y SELECT		N C		
	8.	+5 TO	÷1.7	÷	·0.7 TO	-0.15	FCU LINE DI	RIVER/RCVR LOGIC	DATE	NOV 67	

B. SPECIAL VOLTAGE LEVELS:

TRANSDUCER OSCILLATOR OUTPUT A2/6D07 = 10.42 TO 13.2 VAC P-P (REFER TO LOGIC FU/FL056)

# FILE BUSS LINE, TAG LINE USAGE

BUSS	CONTROL	SET HEAD	SET DIFFERENCE	SET CYLINDER
0	WRITE GATE NOTE 1	SET FWD. LTH.	RESET DIFF 128	SET CAR-128
1	READ GATE NOTE 1	RST UNSAFE NOTE 2	RESET DIFF 64	SET CAR-64
2	SEEK START	NOT USED	RESET DIFF 32	SET CAR-32
3	RESET HAR	SET HAR -16	RESET DIFF 16	SET CAR-16
4	ERASE GATE	SET HAR-8	RESET DIFF 8	SET CAR-8
5	HEAD SELECT	SET HAR-4	RESET DIFF 4	SET CAR-4
6	RETURN TO 000	SET HAR-2	RESET DIFF 2	SET CAR-2
7	ADVANCE HAR	SET HAR-1	RESET DIFF 1	SET CAR-1

# NOTES:

- 1. READ AND WRITE GATES CANNOT ACTIVATE THE READ/WRITE CIRCUITS WITHOUT HEAD SELECT.
- 2. BUSS 1 AND SET HEAD WILL RESET FILE UNSAFE (SELECT LOCK) ONLY UNDER INDEX WHEN PERFORMING THE FILE SAFETY DIAGNOSTIC TESTS.

# ADDITIVE CARD CODES (ACC)

ACC	DESCRIPTION			
2 X 8 SW	2844 ATTACHMENT IN 2314			
CHN ACC	AIRLINES BUFFER FEATURE			
2 CH SW	TWO CHANNEL SWITCH FEATURE			
N 2 CH SW	NO TWO CHANNEL SWITCH			

# FIELD ENGINEERING

P/N 2267761

ADVANCE REFERENCE INFORMATION

MACHINE TYPE 2314

THIS DOCUMENT CONTAINS ADVANCE REFERENCE INFORMATION. \_
BECOME FAMILIAR WITH CONTENTS. FILE IN FEMM FOR
FUTURE REFERENCE.

# INDEX

SECTION	SUBJECT
0	HEAD CLEARANCE GUAGE P/N 2200110
1	RADIAL ADJUSTMENT CHECKING PROCEDURE
2	HEAD CLAMPING PROCEDURE WITH CLAMP STRIPS AND SPREADERS RELEASED ON E/C 422910.
3	BIT COUNT APPENDAGE DESCRIPTION RELEASED ON E/C 420949 AND E/C 420664.

ENG. DATE	13NOV67 422911	29DEC67 422930	19MAR68 422963	07NOV68 420949	, i
CHANGE NO.		422930	122,00		

# FIELD ENGINEERING

ADVANCE REFERENCE INFORMATION

P/N 2267761 SHEET 0-1

MACHINE TYPE 2314

SECTION O

HEAD CLEARANCE GAUGE P/N 2200110

THE PURPOSE OF THE HEAD CLEARANCE GAUGE IS TO CHECK FOR HEAD-DISK INTERFERENCE WITH WORSE CASE DISK PACK, IN UNLOADED CONDITION.

THE GAUGE MUST BE USED WHENEVER A HEAD IS REPLACED.

THE GAUGE MUST BE KEPT IN THE KIT SUPPLIED WHEN NOT IN USE & SHOULD BE CHECKED FOR ANY TYPE OF CONTAMINATION BEFORE USING.

#### DESCRIPTION OF USE:

AFTER THE HEADS HAVE BEEN INSTALLED & ALLIGNED THE VERTICAL POSITION MUST BE CHECKED USING GAUGE 2200110. THE GAUGE SHOULD BE PLACED ON THE MACHINED PORTION OF THE BASEPLATE DIRECTLY IN FRONT OF THE CARRIAGE. WITH THE GAUGE FLUSH AGAINST THE BASE OF THE CARRIAGE & CENTERED BETWEEN THE HEADS, THE HEADS SHOULD BE MANUALLY EXTENDED UNTIL THEY ENTER THE SLOTS OF THE GAGE IN UNLOADED CONDITION. TRIP HEAD LOAD CAM LATCH BEFORE MANUALLY EXTENDING CARRIAGE. BE SURE THAT THE HEADS ARE COMPLETELY UNLOADED.

NOTE: ALLOW THE GAUGE TO REST ON THE BASEPLATE WITH ITS OWN WEIGHT.

DO NOT HOLD IT IN PLACE MANUALLY. IF ANY OF THE HEADS INTERFERE
WITH THE FINS ON THE GAUGE, THE HEADS MUST BE REMOVED &
RETURNED TO PLANT FOR REWORK.

NOTE FOR WTC - MACHINES ONLY

MACHINE SERIAL NO. 73-10163 TO 73-10260 THE ABOVE MACHINES MAY NOT HAVE A CUTOUT IN THE BOTTOM OF THE SHROUD FOR CLEARANCE OF THE GAUGE. REMOVE THE SHROUD ON THESE MACHINES TO PLACE THE GAUGE AND REINSTALL IT AFTER HEAD CHECK.

ENG. DATE	13NOV67	29DEC67	19MAR68	07NOV68	
CHANGE NO.	422911	422930	422963	420949	· ·

# FIELD ENGINEERING

ADVANCE REFERENCE INFORMATION


P/N \_2267761 SHEET\_1-1

MACHINE

### SECTION 1

THE PURPOSE OF THIS INFORMATION IS TO NOTIFY THE FIELD OF A METHOD OF CHECKING RADIAL ADJUSTMENT OF THE INDEX TRANSDUCER TO DISK CLEARANCE.

TO CHECK FOR THE PROPER DISK-INDEX TRANSDUCER CLEARANCE, INSERT 6 IBM CARDS BETWEEN THE EDGE OF SURFACE 17-18 AND THE STEPPED FACE OF INDEX TRANSDUCER. ROTATE THE PACK TO VARIFY THAT NO BINDING OCCURS BETWEEN THE CARDS AND EDGE OF SURFACE 17 - 18. TO CHECK FOR MAXIMUM ALLOWABLE CLEARANCE, REPEAT THE ABOVE WITH 8 IBM CARDS. BINDING SHOULD OCCUR WHEN PACK IS ROTATED. IF BINDING OCCURS WHEN USING 6 CARDS OR NO BINDING OCCURS WHEN USING 8 CARDS, ADJUST PER THE FEMM TO MEET THE ABOVE REQUIREMENTS.



# FIELD ENGINEERING

ADVANCE REFERENCE INFORMATION

P/N \_\_2267761 SHEET \_2-1

MACHINE

## SECTION 2

THE PURPOSE OF THIS INFORMATION IS TO NOTIFY THE FIELD OF THE PROPER HEAD CLAMPING PROCEDURE REQUIRED WITH THE LASTEST LEVEL CLAMP STRIPS AND SPREADERS RELEASED ON EC 422910.

NOTE: HARDWARE AT EC 422910 LEVEL IS DISTINGUISHABLE IN THAT THERE IS ONE SINGLE CLAMPING STRIP-NOT INDIVIDUAL SMALL CLAMPS.

INITIALLY THE CLAMP SCREW SHOULD BE LOOSENED, THE ADJUSTABLE BACK STOP SCREWS BACKED OUT 1/8 TURN AND THE HEADS PUSHED BACK AGAINST THEM. (DO NOT USE DUCK BILL PLIERS, USE HEAD ALIGNMENT TOOL AS A HOOK). THE CLAMP SCREW IS TURNED IN UNTIL IT IS FINGER TIGHT AND THEN TIGHTENED AN ADDITIONAL 3/8 TURN (135°). CHECK TO ENSURE THAT HEADS ARE HELD BY CLAMP SCREWS I.E. NO BURRS ETC. THAT LEAVE THE HEAD ARM ASSEMBLY LOOSE. IF TWO HEADS ARE HELD BY ONE SCREW, BOTH HEADS WILL REQUIRE ALIGNMENT.

WHEN ADJUSTING SEVERAL HEADS, LOOSEN CLAMPING SCREWS ONE AT A TIME ONLY AND ADJUST HEADS TWO AT A TIME. HEADS 1 AND 18 ARE ADJUSTED INDIVIDUALLY.

# FIELD ENGINEERING

ADVANCE REFERENCE INFORMATION

MACHINE TYPE\_

#### SECTION 3

THE PURPOSE OF THIS SECTION IS TO NOTIFY THE FIELD OF THE FUNCTIONAL CHARACTERISTICS OF THE IMPROVED ERROR DETECTION SYSTEM CALLED BIT COUNT APPENDAGE (BCA). E/C 420949 INSTALLS THE HARDWARE PORTION OF BCA. E/C 420664 INSTALLS THE MICROPROGRAM PORTION OF BCA. THE FUNCTION DESCRIBED BELOW IS NOT OPERATIONAL UNTIL BOTH E/C 420949 AND E/C 420664 ARE INSTALLED.

#### FUNCTIONAL DESCRIPTION

- A. BCA CONSISTS OF TWO ADDITIONAL CHECK BYTES APPENDED TO THE EXISTING BURST BYTES. BCA IS PROVIDED TO IMPROVE THE RELIABILITY OF THE ERROR DETECTION SYSTEM. ERRORS ARE DETECTED IN READ MODE BY CHECKING THE BURST BYTES (AS BEFORE) AND BY PROCESSING BCA. REFER TO SECTION 3, FIGURE 2 FOR AN ILLUSTRATION OF TRACK FORMAT.
- B. THE FIRST BYTE WITHIN BCA IS CALLED THE INDICATOR BYTE. IT IS PROVIDED SO THAT MACHINES WITH THE BCA FUNCTION INSTALLED WILL BE ABLE TO READ DISK PACKS THAT DO NOT HAVE BCA RECORDED (OLD FORMAT) AS WELL AS DISK PACKS THAT DO HAVE BCA RECORDED. THE INDICATOR BYTE PROVIDES A SECONDARY FUNCTION THAT WILL ASSIST THE C.E. IN TRACING WRITE PROBLEMS. THE ADDRESS OF THE PHYSICAL DRIVE THAT FORMATTED THE FIELD IN QUESTION IS PROVIDED WITHIN THE INDICATOR BYTE. BITS 0, 1, 2, 3 DEFINE THE CONTROL UNIT ADDRESS. BITS 4, 5, 6, 7 DEFINE THE PHYSICAL DRIVE ADDRESS (A-J) AS SPECIFIED IN SENSE BYTE 4 (REFER TO CLD VOL 1, PAGE QAO3O). IF BCA IS NOT PRESENT, THE BYTE FOLLOWING THE BURST BYTES IS A HEX "CC". IN NO CASE WILL THE INDICATOR BYTE BE HEX "CC".

NOTE: WHEN REQUIRED, THE INDICATOR BYTE CAN BE MADE AVAILABLE BY EXECUTING THE PROPER SEQUENCE WITH "FRIEND" DIAGNOSTIC AND BY:

- 1. "SCOPING" THE END OF THE FIELD, OR BY
- 2. STOPPING THE MICROPROGRAM AT WORD 37C ON QRO31 OR 3BA ON QRO41 AND DISPLAYING THE "BY" REG., OR BY
- 3. READING THE BURST BYTES AND BCA BYTES INTO CORE USING A SPACE COUNT COMMAND AND READ (KEY) DATA CCWS.

EITHER METHOD 2 OR 3 IS RECOMMENDED.

- C. THE SECOND BYTE WITHIN BCA IS CALLED THE BIT COUNT BYTE. THE BIT COUNT IS FORMED AND RECORDED WITH THE FOLLOWING SEQUENCE:
  - 1. COUNT THE DATA BITS IN THE SYNC CHARACTER INCLUDING BIT 4 INTO THE "BC" REG.
  - 2. ADD TO THE "BC" REG THE DATA BITS IN THE FIELD.

ENG. DATE	07NOV68
CHANGE NO.	420949

# FIELD ENGINEERING

ADVANCE REFERENCE INFORMATION

MACHINE

# SECTION 3


- C. (CONTINUED)
  - 3. ADD TO THE "BC" REG THE DATA BITS IN THE FIRST BURST BYTE.
  - 4. RECORD THE INDICATOR BYTE.
  - 5. INVERT AND RECORD THE "BC" REG CONTENTS.

IN READ MODE, THE BIT COUNT IS ACCUMULATED AS ILLUSTRATED ABOVE. AFTER CHECKING THE BURST REGISTERS, THE MICROPROGRAM:

- 1. TESTS THE BYTE FOLLOWING THE BURST BYTES FOR HEX "CC". IF HEX "CC" THEN EXIT, OTHERWISE GO TO STEP 2.
- 2. READ IN THE NEXT BYTE, INVERT AND COMPARE WITH THE "BC" REG.
- 3. IF UNEQUAL POST "DATA CHECK".
- D. THE HARDWARE ACCUMULATES THE BIT COUNT IN A BINARY COUNTER ("BC" REG). THE MICROPROGRAM DISABLES THE COUNTER ADVANCE CONTROL AT THE PROPER POINT IN TIME.


ENG. DATE CHANGE NO. 07NOV68 420949

e Kirk



LOCATED ON NS241

LOCATED ON RCOIL




#### HARDWARE DESCRIPTION (REFER TO FIGURES 1 AND 2)

- A. THE HARDWARE RESETS ITSELF DURING THE "AM" AREA.
- B. THE ADVANCE LATCH SETS AT "DATA GOOD" TIME, WHICH ALLOWS THE COUNTER TO ADVANCE WITH EACH DATA PULSE.
- C. IN WRITE MODE, THE MICROPROGRAM SETS THE DISABLE LATCH WITH THE STATEMENT CX→D, WHICH OCCURS DURING THE FIRST BURST BYTE. THE ADVANCE LATCH RESETS WITH △BRO.
- D. IN READ MODE, THE MICROPROGRAM RECOGNIZES THE LAST DATA BYTE AND GENERATES THE STATEMENT DRO DR D, WHICH SETS THE DISABLE LATCH. THIS OCCURS AS THE FIRST BURST BYTE IS BEING READ. THE ADVANCE LATCH RESETS WITH BRO.

ENG. DATE	07N0V68			
CHANGE NO.	420949			7
CHANGE NO.				

P/N	2263761	
SHE	ET_3-5	



- \* DATA GOOD FALLS DURING THE FIRST BURST BYTE IN WRITE MODE
- \*\* SETS WITH DRΩ DR→D IN READ MODE.

  SETS WITH CX→D IN WRITE MODE.

FIGURE 2: TIMING CHART AND FORMAT OF BCA FOR BOTH READ AND WRITE

# TESTING FACILITY

ROUTINE "DO" OF IN-LINES TESTS THE BCA HARDWARE TO ENSURE THAT THE LOGIC COUNTS CORRECTLY IN BOTH READ AND WRITE MODES. REFER TO ERROR CODES HEX "45" AND "46" OF CLD VOL. 2, PAGE QY092 AT E/C 420664.

ENG. DATE	11N0V68			
CHANGE NO.	420949			



# Restricted Distribution

This manual is intended for internal use only and may not be used by other than IBM personnel without IBM's written permission.

2314 Direct Access Storage Facility

2844 Auxiliary Storage Control

# PREFACE

This manual consists of maintenance diagrams for the IBM 2314 Direct Access Storage Facility and the 2844 Auxiliary Storage Control.

The system diagrams at the engineering level of the equipment should be used in preference to the maintenance diagrams wherever there is a conflict between the two types of diagrams.

# Third Edition

This edition (Form Y26-4001-2) is a reprint of Form Y26-4001-1 and incorporates supplement Y26-0590.

Specifications contained herein are subject to change from time to time. Any such change will be reported in subsequent revisions or Field Engineering Supplements.

Copies of this and other IBM publications can be obtained through IBM Branch Offices.

A form is provided at the back of this publication for your comments.

This manual was prepared by the IBM Systems Development Division, Product Publications, Dept. 455, Bldg. 014, San Jose, California 95114.

© International Business Machines Corporation, 1967

#### Form Y26-4001-2 FES Y26-0622

### **CONTENTS**

CIRCUIT DIAGRAMS		Write Count-Key-Data - Sheet 1	6220-1
Instructions	v	Write Count-Key-Data - Sheet 2	6220-2
		Write Data - Sheet 1	6230-1
UNIT DATA AND CONTROL DIAGRAMS	÷ .	Write Data - Sheet 2	6230-2
2314 Storage Control - Sheet 1	2110-1	Write Data - Sheet 3	623 <b>0-3</b>
2314 Storage Control - Sheet 2	2110-2	Write Key-Data	
Storage Module		Search Home Address	6250
2314/2844 Subsystem	2130	Search ID Equal - Sheet 1	
Two by Eight Switch (Gate C-2844)		Search ID Equal - Sheet 2	6260-2
Two Channel Switch	2140	Search Key Equal - Sheet 1	6270-1
t .		Search Key Equal - Sheet 2	6270-2
I/O OPERATION DIAGRAMS		Initial Program Load - Sheet 1	6280-1
Read	4110	Initial Program Load - Sheet 2	6280-2
Write	4120	Sense I/O - Test I/O	6290
Channel Interface - Read/Write - Sheet 1	4130-1	Space Count	
Channel Interface - Read/Write - Sheet 2	4130-2	Erase - Sheet 1	
Two Channel Switch - Channel Entry	4131-1	Erase - Sheet 2	
Two Channel Switch - Channel A Control	4131-2	Search/Scan Key and Data Equal - Sheet 1	
Two Channel Switch - Channel B Control	4131-3	Search/Scan Key and Data Equal - Sheet 2	6330-2
Two Channel Switch - Data Transfer Control	4131-4	Search/Scan Key and Data Equal - Sheet 3	
Two Channel Switch - SCU Control	4131-5	Overflow Record	
Two Channel Switch - Channel A Exit	4131-6	Overnow Record	6340
Two Channel Switch - Channel B Exit		OPERATION DIAGRAMS	
	4131-7		
Two Channel Switch - Switch Registers	4131-8	Instructions	6400
SERDES - AM Search	4140	Condensed Microprogram Logic	6401
SERDES - Read	4150	Reset and Inline Entry Decisions	6405
SERDES - Write	4160	Initial Selection - Sheet 1	6410-1
SERDES - Burst Buffer and Controls	4170	Initial Selection - Sheet 2	6410-2
Seek - Sheet 1	4180-1	Initial Selection - Sheet 3	6410-3
Seek - Sheet 2	4180-2	Command Decode - Sheet 1	6415-1
Seek - Sheet 3	4180-3	Command Decode - Sheet 2	
Two by Eight Switch	4190-1	Command Decode - Sheet 3	6415-3
Two by Eight Switch	4190-2	Command Decode - Sheet 4	6415-4
Two by Eight Switch			
		Command Decode - Sheet 6	
Two by Eight Switch	4190-4		
Two by Eight Diagnostic Test		Initial Status Presentation - Sheet 1	
Two by Eight Diagnostic Test	4191-2	Initial Status Presentation - Sheet 2	
		Initial Status Presentation - Sheet 3	
REFERENCE DIAGRAMS	•	Initial Status Presentation - Sheet 4	6420-4
Two by Eight Switch Lines	4195-1	Reserve/Release, Sense I/O - Sheet 1	
Two by Eight Switch Lines	4195-2	Reserve/Release, Sense I/O - Sheet 2	6425-2
Two by Eight Switch Lines	4195-3	Seek Commands - Sheet 1	6430-1
		Seek Commands - Sheet 2	6430-2
COMPONENT CIRCUIT DIAGRAMS		Seek Commands - Sheet 3	6430-3
Transducer Circuits	5030	Set File Mask	6435
Read/Write Circuits	5084	Index Processing - Sheet 1	6440-1
Safety Circuits	5090	Index Processing - Sheet 2	6440-2
	0000	Flag Byte Processing	6445
FLOW CHARTS		Load Counts - Sheet 1	6450-1
SCU Power On Sequence	0010	to provide the control of the first sensitivity of the control of	
	6010	Load Counts - Sheet 2	6450-2
Module Power On Sequence	6020	Read/Clocking - Sheet 1	6455-1
Head Loading Sequence	6030	Read/Clocking - Sheet 2	6455-2
		Search/Scan - Sheet 1	6460-1
CONDENSED LOGIC FLOW CHARTS		Search/Scan - Sheet 2	6460-2
Instructions	6100	Write - Sheet 1	6465-1
Resets	6110	Write - Sheet 2	6465-2
Initial Selection	6120	Write - Sheet 3	6465-3
Seek - Sheet 1	6130-1	Write - Sheet 4	6465-4
Seek - Sheet 2	6130-2	Write - Sheet 5	6465-5
Seek - Sheet 3	6130-3	Write - Sheet 6	6465-6
Recalibrate	6132	Gap Spacing	6470
Set File Mask	6134	Burst Byte Processing - Sheet 1	6475-1
Read Home Address	6140	Burst Byte Processing - Sheet 2	6475-2
Read Record 0 - Sheet 1	6150-1	End Procedure - Sheet 1	6480-1
		End Procedure - Sheet 2	6480-2
Read Record 0 - Sheet 2	6150-2		6480-3
Read Count New Date Chart	6160	End Procedure - Sheet 3 ,	
Read Count-Key-Data - Sheet 1	6170-1	End Procedure - Sheet 4	6480-4
Read Count-Key-Data - Sheet 2	6170-2	Chained Reselection - Sheet 1	6485-1
Read Key Data-Read Data	6180	Chained Reselection - Sheet 2	6485-2
Write Home Address - Sheet 1	6190-1	Resident Diagnostic Introduction	6500
Write Home Address - Sheet 2	6190-2	Resident Diagnostic Test One	6505
Write Record 0 - Sheet 1	6210-1	Resident Diagnostic Test Two	6506
Write Record 0 - Sheet 2	6210-2	Resident Diagnostic Test Three	6507
Write Record 0 - Sheet 3	6210-3	Resident Diagnostic Test Four	6508

#### Form Y26-4001-2 FES Y26-0622

	Resident Diagnostic Test Five	6509	Seek Cylinder - Part 2	8041
	Resident Diagnostic Test Six	6510	Seek Track and Return to 000 - Part 1	8042
	Resident Diagnostic Test Seven	6511	Seek Track and Return to 000 - Part 2	8043
	Resident VFO Adjustment Program	6512	Write Operation	0049
	In-Line Diagnostics - Entry and Exit Decisions	6520	Read Operation	8050
	In-Line Diagnostics - Routines '10' and '20'		Read Operation	8060
	In-Line Diagnostics - Routines '30' and	00-1	SCU Write Operation - Part 1	8070
	Write Return	6522	SCU Write Operation - Part 2	8071
	In-Line Diagnostics - Routines '40', '50' and '60'	6523	SCU Read Operation - Part 1	8080
1	In-Line Diagnostics - Routines '70', '80' and '90'		SCU Read Operation - Part 2	8081
		6524	SCU Read Operation - Part 3	8082
	In-Line Diagnostics - Routines 'A0', 'B0', 'C0',		Transducer Scope Patterns	8090
	'D0', 'E0' and 'F0'	6525	Read Amplifier Scope Patterns	8091
	· ·		Write Circuits Scope Patterns	8092
T	IMING CHARTS		Electro-Mechanical Timing (Forward Accessing).	8100
	SCU Power on Sequence	8010	Electro-Mechanical Timing (Reverse Accessing).	
	Module Power On Sequence	8020	. (March of the Accepting)	8110
	Head Loading Sequence		INDEX	
	Seek Cylinder - Part 1	8040	NDEX	X-1
	_			

2314/2844 FEMDM (8/68) 2110 -

E

FES Y26-0622

#### **LEGEND**

#### GENERAL INFORMATION

The Unit Data and Control Diagram (UDCD) 2110 shows the Storage Control Unit (SCU) part of the 2314. The UDCD 2120 shows one of the 9 storage modules along with connections to the SCU registers and data-flow paths. 2130 shows the data flow, of the 2314/2844.


The I/O operations diagrams 4110 through 4180 show both SCU and module circuits for read, write and seek operations as well as channel attachment circuits. 4131 shows the two channel switch interface circuits.


In positive logic representation, signal levels are disregarded. The negator (N block symbol) is used to invert logic, not level. Passive elements (such as drivers and pulse shapers) generally are not shown, since they contribute nothing to the logic.


### ABBREVIATIONS


the way of the first of the second of the se


CH IF	Connector to/from Channel Interface
Drv	Drive (Storage Module)
EN	1/O Connector from Sequence Panel
FC	Connector from File Control Register
FS	Connector to File Status
FT	Connector from File Tag Register
NS	Not Shown
MS	Connector from Module Select
OA	Connector to Old Address
SCU.	Storage Control Unit
2 x 8	Two by Eight Switch































# REGISTERS AND COUNTERS































I/O OPERATION DIAGRAM Two Channel Switch - Channel Entry













I/O OPERATION DIAGRAM Two Channel Switch - Channel A Exit




1/O OPERATION DIAGRAM Two Channel Switch - Channel B Exit

4131 - 7 (8/68)



# 4/2844 FEMDM (8/68) 4131 - 1

FES Y26-0622



△ Bit Ring 7


(Not) Gate IH to DR

(Not) Gate FDR to DR

A Gote D-Bus RD021 to DR


.


æ



Form Y26-4001-2 FES Y26-0622

417





Drv Sequence Start Pulse

Fwd Direction

Lotch

FL

FU050

(Generates pulse when On Line

D:

Not 2

Slow at 3

(Not 4)

(Not 8)

(Not 16)

(Not 32)

(Not 64)

(Not 128)

OR

On Line

TD

Cylinder

FU040

G 000

Return to

Plug AD Plug Change

Intermediate at 27

(Not 1)

FU053

Inhibit Detent

Latch

FL

FU053

(Not) Drive On Line

FU040

FU050

First Seek Completed

(Not) Detent Latch

Slow at 3

300 ms

Initial Seek Latch File Unsafe

(Not) Stop

First Seek


OR

OR

File Seek Gate

Drv

OR



IBM

2

Gated Cylinder

Trigger

FU040

Trigger 2

FF

Trigger 4

Trigger 8

FF

Α

Α

A128 File Bus 0

Selected Set Head

Reset D 2


B Selected Set Cylinder


4 Pulse

4180











TYPE 2314/2844


4190

IBM










And Burney Love Co.


2314/2844 FEMDM (8/68) 4190 - 4


Language Land and and angel





2314/2844 FEMDM (5/67) 419

mM (5/67) 4191 =












2314/2844 FEMDM (5/67) 5030








FLOW CHARTS - SCU Power on Sequence


6010 (5/67)

The second of th The same of their points A control confirmed in the control of 2,28,46, The English Adv. COARCC

of that is red think Property of the Section of the Secti




FLOW CHARTS - Module Power on Sequence





FLOW CHARTS - Head Loading Sequence


8 CONDENSED LOGIC FLOW CHART INSTRUCTIONS The 61XX, 62XX, and 63XX diagrams are flow charts of the file sub-system operations by command type. References to the CLD pages are shown by the page number listed on the lower left side of each logic flow block. References to the operation diagrams (64XX) pages are shown by the page number listed on the lower right side of each logic block. Connections on a page are shown by a numbered circle with an arrow pointing to the same numbered circle. ( 1 )<del>> +</del>( 1 ) Connections to or from another page are shown by a lettered arrowhead with notes giving the page coordinates of where they go "From" Sample te or come from. 6120 Sheet 2, E2. 6134 Sheet 1, A7. "IS" In the first connector of most charts refers to the 6120 Initial Selection chart. Notes are contained in flag boxes with dotted connection to the point referenced. Sample

CONDENSED LOGIC FLOW CHART Instructions












CONDENSED LOGIC FLOW CHART Seek




CONDENSED LOGIC FLOW CHART - Seek







CONDENSED LOGIC FLOW CHART Set File Mask




CONDENSED LOGIC FLOW CHART Read Home Address




CONDENSED LOGIC FLOW CHART Read Record Zero




CONDENSED LOGIC FLOW CHART - Read Record 0




 ${\tt CONDENSED\ LOGIC\ FLOW\ CHART\ Read\ Count}$ 







CONDENSED LOGIC FLOW CHART Read Count - Key - Data




CONDENSED LOGIC FLOW CHART Read Key Data - Read Data



CONDENSED LOGIC FLOW CHART Write Home Address




J.



CONDENSED LOGIC FLOW CHART Write Record 0


6210 - 1 (8/68)

The second secon



()

2314/2844 FEMDM (5/67) 6210 - 2




QP 169 Profession Argon

Write two Code Check | Salv as You Done
| Syles Developed = Control
| Second | Large
| Large
| Large


Marine State of the State of th


en oped i ste



CONDENSED LOGIC FLOW CHART Write Count - Key - Data

1





CAN AND THE PROPERTY OF THE PR


and the second of the second second

CONDENSED LOGIC FLOW CHART Write Data


CONDENSED LOGIC FLOW CHART Write Data

30 y (6 s

642D 3




CONDENSED LOGIC FLOW CHART Write Data




CONDENSED LOGIC FLOW CHART Write Key - Data







CONDENSED LOGIC FLOW CHART Erase





CONDENSED LOGIC FLOW CHART Search/Scan Key and Data Equal






CONDENSED LOGIC FLOW CHART Search ID Equal







CONDENSED LOGIC FLOW CHART Search Key Equal




CONDENSED LOGIC FLOW CHART Search Key Equal





CONDENSED LOGIC FLOW CHART Initial Program Load







CONDENSED LOGIC FLOW CHART Sense I/O - Test I/O






CONDENSED LOGIC FLOW CHART Erase







CONDENSED LOGIC FLOW CHART Search/Scan Key and Data Equal




CONDENSED LOGIC FLOW CHART Search/Scan Key and Data Equal



 ${\tt CONDENSED\ LOGIC\ FLOW\ CHART\ Search/Scan\ Key\ and\ Data\ Equal}$ 





3. Timing charts are shown when needed to give the relation—ships of the channel operation to the 2314 operation.

References to the CLD pages are shown by the page number listed on the lower left side of each logic flow block.

block to the logic flow block.

(I/O O.D.) 4130 QD100 6415-2 (CLD) (Op. Diag.)

References to the ALD pages are shown by the page number under the circuit block.

GA043 (ALD)


References to the other circuit diagrams in the 2100 and 4100 series are shown by the number in the logic flow block or in brackets on the arrows.

The objectives of each routine are listed on the first sheet of each routine.

Connections on a page are shown by a numbered circle with an arrow pointing to the same numbered circle.




Connections to or from another page are shown by a lettered arrowhead with notes giving the page coordinates of where they go to or come from.





Connections to another routine are shown by a lettered arrowhead with the routine and reference in the preceeding block.




Notes are contained in flag boxes with dotted connections to the point referenced.  $% \label{eq:connection}%$ 









STATE OF




OPERATION DIAGRAM Initial Selection




OPERATION DIAGRAM Initial Selection





OPERATION DIAGRAM Command Decode







OPERATION DIAGRAM Command Decode













OPERATION DIAGRAM Initial Status Presentation







OPERATION DIAGRAM Initial Status Presentation







OPERATION DIAGRAM Reserve/Release, Sense I/O







OPERATION DIAGRAM Seek Commands







OPERATION DIAGRAM Seek Commands









OPERATION DIAGRAM Index Processing




OPERATION DIAGRAM Flag Byte Processing






OPERATION DIAGRAM Load Counts





\$

William William Right H




OPERATION DIAGRAM Read/Clocking







OPERATION DIAGRAM Search/Scan



 ${\tt OPERATION\ DIAGRAM-Write}$ 




OPERATION DIAGRAM Write




OPERATION DIAGRAM Write


2314/2844 FEMDM (8/67) 6465 - 3




(E)


OPERATION DIAGRAM Write






OPERATION DIAGRAM - Write








OPERATION DIAGRAM Burst Byte Processing




OPERATION DIAGRAM - Burst Byte Processing










OPERATION DIAGRAM End Procedure









## Resident Diagnostic Introduction

The purpose of the resident diagnostic tests is to detect and identify component failures in the 2314/2844 storage control units. The tests may be run from either control unit.

A

В

C

D

Ε

F

G

Each test can be run separately, but tests five through seven can be combined to run automatically as one test. To run the tests as one test, set the 'start address switches' to '601' and do not use the 'stop address switches'.


The last sequence checks a minimum of circultry at first and builds to check the complete data flow of the storage control unit.

The tests should be run in sequence to avoid false indications as each succeeding test assumes that the other tests have run successfully.

A falling component is indicated by the 'machine stop light' coming on.

Check CLD pages QX001, QX003 and QX005 for error stop addresses and card substitution charts.

Included in the resident diagnostic TROS module, but not a diagnostic test is a VFO adjustment program on page QX010. This program is used to adjust the 'zeros detector', 'error detector' and the 'data window'. The program raises 'read gate' for 25 milliseconds, then drops 'read gate' for 25 milliseconds, then repeats the program.



Test One CE Panel Indicator Test

Verify that all indicator lights and the 'reset/lamp test switch' are functioning.

Switch the mode switch to Turn on power switch. Press the reset/ lamp test switch ALD PS031 All lamps falling lamps. Hold reset/lamp test switch on. Press the reset/ D lamp test switch. stop lamp and ROSAR P bit or lamps Check ALD page KG001 for reset No Set the register circuit and repair. select switch Check ALD page to OP ZZ031 for Index to the drivers and swap. ransfer the display switch to black Press the reset/ lamp test switch Register display parity bit on All lamps Yes Check ALD page PS071 for display circuit and repair No test two. Check cables, PS071 connectors, etc See ZZ031.

G

Test Two ROSAR Test

Purpose: To verify that all positions of the TROS address register can be set to one and zero.

Ü

o M

j


Ε

F

G


C

3



OPERATION DIAGRAM - Resident Diagnostic Test Two

2314/2844 FEDM (5/67) 6506




Test Four
Storage Scan Test


Purpose: To verify the carrectness of the SALS outputs. The output of each word in a module is checked by addressing the word and checking parity. The test starts with the word '000' of the module selected and advances to word '255' and then repeats starting at '000' again.


ala di mana mana di ma Natan di mana d

C

D







Purpose: To verify that TROS branching can be done on all positions of the OP register for zero and one. To verify that TROS branching can be done on all positions of the ST register for zero condition, and on all positions except STI and ST4 for the one condition. STI and ST4 cannot be turned on by the  $\operatorname{micro-program}$  .

2

В

C


D

Ε

Ģ

Н

3



OPERATION DIAGRAM - Resident Diagnostic Test Seven

## 2 Resident VFO Adjustment Program Purpose: Provide data input to the VFO circuits so that the zeros detector, error detector, and data window dan be adjusted, 'Read gate' is turned on for 25 milliseconds then turned off for 25 milliseconds. Press the reset switch. Set the start address switches to "66C". Press the set address switch. Set the check stop switch to the run position. Press the start switch to start the program. Turn on the con-trol line (FTO) to the module. QX010 Turn on the read gate line (FC1). Set ST5 to one. ST5 on Indicates read gate on. QX010 counter to zero QX010 the high order counter for 25 ms QX010 Add one to the contents of the low order counter QX010 Low rder counte corry 5 Add one to the contents of the high order counter. QX010 High order counter Yes Read gate on Set up to loop for 25 ms with read gate off. Turn off the read gate line. Set STS to one. To stop the pro-gram, transfer the check stop switch to the stop position QX010 Set up to loop for 25 ms with read gate off.

B

C


D


E


G


Н


OPERATION DIAGRAM - Resident VFO Adjustment Program













Н







N	0	т	Ε	S	1

- 1. REMAINS UP WITH MACHINE PWR OFF
- 2. TERMINAL BLOCK IS IN UPPER FRONT CORNER OF POWER SUPPLY TUB ABOVE POWER SEQUENCE RELAYS

scu	SCU POWER ON SEQUENCE			
DATE		TYPE		
IBM		8010		









TIMING CHART

Cylinder





--- /0/ 41/


IBM

8060

DATE

IBM


LOGIC PAGE TEST POINT LVL → BYTE OF ONE'S SIGNAL NAME IST BYTE OF ZERO'S 2ND BYTE OF ZERO'S 3RD BYTE OF ZERO'S 4TH BYTE OF ZERO'S NS002 A-C2H4D06 RAW DATA ONE'S RESET A-C2G2D02 ZERO'S COUNT NS081 A-C2G2B04 VFO TRIG NS101 A-C2J2B09 NS171 ▲ BIT RING NS181 BIT RING NS 181 VFO GATE NS071 A-C2M2B13 RAW DATA LATCH NS071 A-C2M2B04 READ CLOCK GATE NS121 A-C2F3B03 A-C2H5B10 READ LOGIC RESET NS 141 AM AREA NS121 A-C2F3D02 RESTART LATCH NS 141 A-C2C3B07 COUNT COUNT COUNT COUNT COUNT COUNT 30 | 20 20 - AREA 1 SCU READ OPERATION - PART 1 CATE TYPE 8080 IBM




3

4

5



TIMING CHART - Transducer Scope Patterns



TIMING CHART - Read Amplifier Scope Patterns

in orri : | Septions


PATTERMS SCOPE TYPE CIRCUITS WRITE TRIGGER AS VIEWED DIFFERENTIALLY AT TEST POINTS A201805-A201808, 1.0V PER DIVISION VERTICAL AND 5 US PER DIVISION TRANSPORTED HORIZONTAL. FIGURE 1 WRITE PREDRIVER AS VIEWED DIFFERENTIALLY AT A2D1804-A2D1809, IV PER DIVISION VERTICAL. AC COUPLING AND 5 US PER DIVISION HORIZONTAL. ION HORIZONTAL. FIGURE 2 AC WRITE SAFETY PULSES VIEWED AT A281D13 IV PER DIVISION VERTICAL, AC COUPLING, AND 5 US PER DIVISION HORIZONTAL. to person influences. FIGURE 3 CAN MAD QUI MATHEVEN

BELLY AREA COMMANDER

A STATE OF THE STOLE OF THE A TARCLIAN THANKS Property Athredian rights

TIMING CHART - Write Circuits Scope Patterns

The same of the sa



TYPE

IBM

DETENT

(ASSUME MOVING)

DIRECTION OF DETENT -

RELATIVE MOTION ON

REVERSE ACCESSING

ANICAL TIMING
CESSING)
TYPE

CARRIAGE REVERSES WHEN
FORWARD SOLENOID IS PICKED

APPROX POSITION OF DETENT WHEN SOLENOID IS PICKED

AM Search, SERDES, I/O O.D. 4140

Burst Buffer and Controls, SERDES, I/O O.D. 4170 Burst Byte Processing, O.D. 6475

Chained Reselection, O.D. 6485
Channel Interface, Read/Write, I/O O.D. 4130
Clocking/Read, O.D. 6455
Command Decode, O.D. 6415
Condensed Microprogram Logic O.D. 6401
Count-Key-Data, Read, C.L.F. 6170
Count-Key-Data, Write, C.L.F. 6220
Count, Read, C.L.F. 6160
Count, Space, C.L.F. 6310
Counts, Load, O.D. 6450

Data, Read, C.L.F. 6180
Data, Write, C.L.F. 6230
Decode, Command, O.D. 6415
Diagnostic Test, I/O O.D. 4191
Diagnostic Test Four, O.D. 6508
Diagnostic Test Five, O.D. 6509
Diagnostic Test Introduction, O.D. 6500
Diagnostic Test One, O.D. 6505
Diagnostic Test Seven, O.D. 6511
Diagnostic Test Six, O.D. 6510
Diagnostic Test Three, O.D. 6506
Diagnostic Test Two, O.D. 6506
Diagnostic Tests, In-Line, 6520-6525

Electro-Mechanical Timing (Forward Accessing), 8100 Electro-Mechanical Timing (Reverse Accessing), 8110 End Procedure, O.D. 6480 Entry Decisions, O.D. 6405 Erase, C.L.F. 6320

File Mask, Set, O.D. 6435 Flag Byte Processing, O.D. 6445

Gap Spacing, O.D. 6470

Head Loading Sequence, F.C. 6030 Head Loading Sequence, T.C. 8030 Home Address, Read, C.L.F. 6140 Home Address, Search, C.L.F. 6250 Home Address, Write, C.L.F. 6190

ID Equal, Search, C.L.F. 6260
In-Line Diagnostics, O.D. 6520-6525
In-Line Entry Decisions, O.D. 6405
Index Processing, O.D. 6440
Initial Program Load, C.L.F. 6280
Initial Selection, C.L.F. 6120
Initial Selection O.D. 6410
Initial Status Presentation, O.D. 6420
Instructions, C.L.F. 6100
Instructions, Circuit Diagram 2100
Instructions, O.D. 6400

Key and Data Equal, Search/Scan, C.L.F. 6330 Key Data, Read, C.L.F. 6180 Key Data, Write, C.L.F. 6240 Key Equal, Search, C.L.F. 6270

Load Counts, O.D. 6450

Microprogram Condensed, O.D. 6401 Module Power on Sequence, F.C. 6020 Module Power on Sequence, T.C. 8020

Overflow Record, C.L.F. 6340


Presentation, Initial Status, O.D. 6420 Procedure, End, O.D. 6480 Processing, Burst Byte, O.D. 6475 Processing, Flag Byte, O.D. 6445 Processing, Index, O.D. 6440 Program Load, C.L.F. 6280 Read Amplifier Scope Patterns, 8091 Read/Clocking, O.D. 6455 Read Count, C.L.F. 6160 Read Count-Key-Data, C.L.F. 6170 Read Data, C.L.F. 6180 Read Home Address, C.L.F. 6140 Read Key Data-Read Data, C.L.F. Read Operation, T.C. 8060 Read Record Zero, C.L.F. 6150 Read, I/O O.D. 4110 Read, SERDES, I/O O.D. 4150 Read/Write, Channel Interface, I/O O.D. Read/Write Circuits, C.C.D. 5084 Recalibrate, C.L.F. 6132 Record Zero, Read, C.L.F. 6150 Record, Overflow, C.L.F. 6340 Record Zero, Write, C.L.F. 6210 Release/Reserve, O.D. 6425 Reselection, Chained, O.D. 6485 Reserve/Release, O.D. 6425 Reset and In-Line Entry Decisions, O.D. 6405 Resets, C.L.F. 6110 Resident Diagnostic Tests, O.D. 6500-6510

Safety Circuits, 5090

Scan/Search Key and Data Equal, C. L. F. 6330 Scan/Search O.D. 6460 SCU Power on Sequence, F.C. 6010 SCU Power on Sequence, T.C. 8010 SCU Read Operation - Part 1, 2, 3, T.C. 8080-82 SCU Write Operation - Part 1, 2, T.C. 8070-71 Search AM, SERDES, I/O O.D. 4140 Search/Scan Key and Data Equal, C.L.F. Search/Scan, O.D. 6460 Search Home Address, C.L.F. 6250 Search ID Equal, C.L.F. 6260 Search Key Equal, C. L. F. 6270 Seek, C.L.F. 6130 Seek Commands, O.D. 6430 Seek Cylinder - Part 1, 2, T.C. 8040-41 Seek I/O O.D. 4180 Seek Track and Return to 000 - Part 1, 2, T.C. 8042-43 Selection, Initial, C.L.F. 6120 Selection, Initial, O.C. 6410 Sense I/O, C.L.F. 6290 Sense I/O, O.D. 6425 SERDES, Burst Buffer and Controls, I/O O.D. 4170 SERDES, Read, I/O O.D. 4150 SERDES, Search AM, I/O O.D. 4140 SERDES, Write, I/O O.D. 4160 Set File Mask, C.L.F. 6134 Set File Mask, O.D. 6435 Space Count, C.L.F. 6310 Spacing, Gap, O.D. 6470 Status Presentation, Initial, O.D. Storage Control, UDCL 2110 Storage Module, UDCD 2120

Test I/O, C.L.F. 6290
Transducer Circuits, 5030
Transducer Scope Patterns, 8090
2314/2844 Subsystem, UDCD 2130
Two by Eight Diagnostic Test, I/O O.D. 4191
Two by Eight Switch, I/O O.D. 4190
Two by Eight Switch, UDCD 2135
Two by Eight Switch Lines, R.D. 4195
Two Channel Switch, I/O O.D. 4131
Two Channel Switch, UDCD 2140

Write Circuits Scope Patterns, 8092
Write Count-Key-Data, C.L.F. 6220
Write Data, C.L.F. 6230
Write Home Address, C.L.F. 6190
Write, I/O O.D. 4120
Write Key-Data, C.L.F. 6240
Write, O.D. 6465
Write Operation, T.C. 8050
Write Record Zero, C.L.F. 6210
Write, SERDES, I/O O.D. 4160





International Business Machines Corporation Field Engineering Division
112 East Post Road, White Plains, N. Y. 10601

System
Maintenance
Library

System

IBM 2314/2844 Printed in U.S.A. Y26-4001-2